← Back to community index
# designreview·Active

https://tscircuit.com/techmannih/trellis

https://tscircuit.com/techmannih/trellis core files

Started by techmannihAug 31, 202636 messages

Discussion

Last active 22 days ago · plain text
techmannihoriginal post
https://tscircuit.com/techmannih/trellis-core#files
techmannih
Allwinner board
Seve
https://cleanshot.com/share/VsbDB6m9
techmannih
please take a look https://tscircuit.com/techmannih/trellis-core#files
Seve
crystal trace path XIN/XOUT has vias in it
Seve
label J2 and J3 pin labels
techmannih
Yep it’s the latest version. There might be an issue with the schematic trace solver right now. I’ll try to fix that as well.
Seve
yea this is pretty close but the schematic is hard to read still
Seve
i think we should do some new checks for schematic style to enforce that e.g. decoupling capacitors on the same rail are close together i'm also annoyed about LEDs and their paired resistors not being close together ALSO very important but some of the LEDs are backwards and that should really be caught
techmannih
im fixing them
techmannih
Understood! For the style check, I'll add a new analyzer in circuit-json-schematic-placement-analysis to enforce that decoupling capacitors on the same rail are grouped together. And I'll update schematic-trace-solver to stop drawing zigzag alternating traces across parallel decoupling caps and instead give them clean local rail/ground labels.
techmannih
Does that sound right?
Seve
yea
techmannih
fixed all these issue
techmannih
please take a look
techmannih
<@809856037376491570> <@398467566588264449> also please take a look https://tscircuit.com/techmannih/trellis-core#files
Rishabh
Don't use two layer assembly, the board seems to have enough space to fit all the components on the single top layer
techmannih
On it
techmannih
fixed now all component are on the top layer.
techmannih
<@398467566588264449> please take a look
Abse
will take a look sry didnt see it
Abse
<@1067854999889137715> looks good but do check the cautions in the image first
Abse
also make sure to use the right via size and to use fabrication notes where polarity is needed
techmannih
yea minViaHoleDiameter={0.2} minViaPadDiameter={0.45}
Abse
0.3 !!!
Abse
<@1067854999889137715>
techmannih
Nah, last time when I was ordering the board, Rishabh told me the same
Seve
<@1067854999889137715> 0.3 drill is the minimum to avoid extra charges
techmannih
updated yea now im using 0.3 drill
techmannih
<@809856037376491570> <@398467566588264449> now all check shorts issue fixed, is it ready for order https://tscircuit.com/techmannih/trellis-core#files
Rishabh
Add schematic text, with the explanation
techmannih
DONE

Want to add to the conversation?

Reply in Discord so your notes stay connected to the source.
Continue in Discord ↗